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Atomically-thin two dimensional semiconducting materials integrated into van der Waals
heterostructures have enabled architectures that hold great promise for next generation na-
noelectronics. However, challenges still remain to enable their applications as compliant
materials for integration in logic devices. Two key-components to master are the barriers
at metal/semiconductor interfaces and the mobility of the semiconducting channel, which
endow the building-blocks of pn diode and field effect transistor. Here, we have devised a
reverted stacking technique to intercalate a wrinkle-free boron nitride tunnel layer between
MoS2 channel and source drain electrodes. Vertical tunnelling of electrons therefore makes it
possible to suppress the Schottky barriers and Fermi level pinning, leading to homogeneous
gate-control of the channel chemical potential across the bandgap edges. The observed un-
precedented features of ambipolar pn to np diode, which can be reversibly gate tuned, paves
the way for future logic applications and high performance switches based on atomically thin
semiconducting channel.
A decade after the first isolation and study of two-dimensional (2D) materials, their atomically-
precise integration into van der Waals (vdW) planar heterostructures [1, 2] is now forming an
outstanding platform for developing novel nanoelectronic devices [3–5]. Such platform has been
the source of many recent advances in electrical engineering that takes the advantages of the cou-
pling of mono- or few-layered 2D materials such as graphene, hexagonal boron nitride (h-BN)
and Transition Metal Dichalcogenides (TMDCs). It has thus far thrived a rich variety of physical
phenomena, including Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) [1], spin-
tronics memory devices [6], photovoltaics [5], and atomically thin superconductors [7]. Although
doping control by an electrostatic gate in those devices has enabled tremendous opportunities, the
lack of gapped 2D channel with complementary (p and n) polarities has hampered its application
in logic units based on the co-manipulation of diodes and field effect transistors, each has been the
core of modern electronics. MoS2 is among the most studied TMDC compounds for both its out-
standing electronics and optoelectronics properties as it combines well-defined bandgap, stability
in ambient conditions and relatively high charge carrier mobility. Indeed 2H-type molybdenum
disulfide (2H-MoS2) has a thickness-dependent bandgap of 1.3 eV indirect gap ∼ 1.9 eV direct
gap from bulk down to single layer, respectively [8]. It therefore holds great promise not only for
fundamental studies [7, 9, 10], but also for future applications such as high performance FETs and
opto-electronics [11–17]. Field effect transistors involving atomically-thin MoS2 [11] as the ac-
tive channel have enabled original architectures which unlock new features such as sub-thermionic
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inter-band tunnelling exhibiting unprecedented high sub-threshold swing [12], or ultra-short gate-
length FETs [13], opening promising pathways for further enhanced integration.
To fulfill the desired performances of CMOS-type logics using MoS2 FETs, one of the key (yet
evasive) goals has been achieving programmable ambipolar operation (i.e. obtaining easily recon-
figurable same-chip n- and p-doping in MoS2 FETs). However, to date, only few experiments
[18–20] were reported hole transport in MoS2, which was achieved through gate dielectric engi-
neering with high gate voltage operation [19], or in an ionic liquid gating environment [20]. Great
efforts have been conducted to pursue ambipolar field effect and further gate tunable rectifying
characteristics in MoS2 based heterostructures, including MoS2 coupled with other materials such
as carbon nanotube films [21]. Similar effects can also be found in n-type TMDCs vdW interfaced
with p-type TMDCs [22, 23] or with organic crystal thin films [24].
H-BN AS A ULTRATHIN DIELECTRICS FOR CARRIER INJECTION VIA TUNELLING
In this work, we demonstrate the design and room temperature operation of FETs based on a
tunnel-contacted (TC) MoS2 channel. The tunnel barrier insulating layer is implemented by an
ultra-thin capping layer that enables the vertical tunnelling of electrons from the top deposited
electrodes. Ultra-thin (one or few monolayer) BN has been identified in the past as an efficient
dielectric essential to a number of vertical transport devices, including graphene tunnel transistors
[25–30], and excitonic super-fluid double layer systems [31, 32].
As the few-layers h-BN is used as the top most layer, it assumes the role of an atomically uni-
form potential barrier, across which electrons are coupled through the tunneling process. For that
purpose it is required to be contaminant- and wrinkle-free. Recent results on shot noise measure-
ments in Metal-hBN-metal tunnel junctions confirm that h-BN behaves as an ideal tunnel barrier
[33].
With the conventional scheme of metal/MoS2 contact, Fermi level pinning at the contact inter-
face usually leads to a gate-dependent Schottky barrier (SB) [34], which results in extra contact
resistance that interferes with device performance (Fig. 1a and 1c). Here, by using the reverted
vdW stacking method (Suppl. Info.), large-area and wrinkle-free 2-layered h-BN can be inserted
between metal contacts and 2D semiconductor channel. We found that the presence of tunnel
barriers in the form of 2-layered h-BN perfectly suppresses the SB, and chemical potential of the
MoS2 layer can be adjusted in a uniform manner across the entire channel, achieving precise elec-
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FIG. 1. Comparison between metal-contacted and metal/insulator tunnel-contacted MoS2 FETs (a)
Schematics of a metal-contacted MoS2 film leading to a Schottky barrier field effect transistor (SB-FET). (b)
Schematics of a tunnel-contacted MoS2 field effect transistor (TC-FET). (c-d) Semiconductor representation
of the energy levels respectively for SB-FET and TC-FET showing the absence of band bending in TC-FETs
(e) Schematics cross section of the device showing SB-FET and TC-FET side by side on the same MoS2
flake. (f) Optical micrograph of a typical TC-FET device. Red dashed line highlights the 2-layered top h-
BN, which covers half the MoS2. Scale bar is 10 µm. (g) Scanning electron microscopy (SEM) image of the
cross-section of the graphite-gated MoS2 vertical tunnel device, with its boxed area zoomed in transmission
electron microscopy (TEM) images in (h) and (i).
trostatic control of the Fermi level of the 2D layer (Fig. 1b and 1d). Ambipolar field effect at finite
source-drain bias, and consequently fully reversible pn to np diodes by gating was obtained.
RESULTS
Schematic together with an optical image of a typical TC-device is shown in Fig. 1e-f. Same
flake of few-layered MoS2 is contacted by normal metal-contacts, and tunnel-contacted electrodes,
respectively. Atomic Force Microscopy (AFM) image confirms that devices made by our reverted
4
vdW stacking method exhibit atomically flat top tunnel layer, which is free of wrinkles nor ruptures
over 10 × 10 µm2 area (Suppl. Info.). The cross-sectional transmission electron microscopy
(TEM) specimen prepared by focus ion beam (FIB) of the sample in a local area under metal
electrodes is shown in Fig. 1g-i. The multi-layered vdW heterostructure can be clearly seen with a
2-layered h-BN on top of few-layered MoS2. To improve the gate efficiency and uniformity [35],
graphite flakes with thickness of about 4∼6 nm are used as electrostatic gate spaced by a sub-10
nm h-BN under the MoS2 channel (Fig. 1i).
First, we characterize the MoS2 FET with conventional Au (50 nm) electrodes. As shown in
Fig. S4, transport measurements of them show typical n-type FET behavior. Color map of IV
characteristics at fixed gate voltages indicates “ON” states at positive and negative bias voltages
(Vds) on the electron side, while the channel turns off on the hole side. IV curves at fixedVg slightly
deviate from linear behavior, while the transfer curves at fixed bias voltageVds show typical n-type
unipolar field effect (Fig. S4). These behaviours are standard in MoS2 FET, agree with previously
reported [9, 11, 15].
A striking consequence of the insertion of an ultra-thin h-BN below metal contact is the dra-
matic change in the color map of IV curves at fixed gate voltages, as shown in Fig. 2a. Instead
of the rather symmetric Vds polarization with “ON” state only seen in the electron side for metal
contacted MoS2 FET, the vertical tunnel-contacted FET (TC-FET) on the same piece of MoS2
flake, as well as in the same gate range, features strongly asymmetricVds polarization in the whole
gate range. Surprisingly, when Vds is larger than a threshold value of about 1 V, the device starts
to exhibit ambipolar transfer curves, with “ON” state observed on both electron and hole sides at
source-drain bias above +1 V. A typical such ambipolar field effect curve is shown in Fig. 2b.
Figure S5 plots the transfer curves cut from Fig. 2a along fixed Vds. Largely distinctive from
the same piece of normal metal contacted MoS2 (Fig. S4), transfer curves for vertical tunnel-
contacted MoS2 FET (TC-FET) exhibits strong bias asymmetry. The hole side conductivity are
comparable to the value on the electron side, reaching a maximum source-drain current Ids of 140
nA. Here the tunnelling current scales positively with respect to the area of tunnel contacts (Fig.
S6). We recorded the leakage current from the gate concomitant with transport measurement,
to rule out any such influence. It is confirmed that leakage current are limited in a sub 100 pA
range, compared to the measured bipolar field effect curve gives Ids up to over 100 nA. To verify
the reproducibility of the observed ambipolar FET behavior at finite positive Vds, we fabricated
multiple samples with similar geometry. All of them show in general similar curves at Vds = 2 V,
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FIG. 2. Transport characteristics of MoS2 TC-FETs. (a) Color map of output curves (Ids vs Vds) at
different gate voltages for a typical tunnel-contacted device (room temperature operation). Red and blue-
boxed areas highlight the operation range in gate voltage for pn and np diodes, respectively. (b) Typical
ambipolar field effect curve at Vds = +2 V measured in samples fabricated by the reverted vdW stacking
method. Inset: same data in a semilog plot (more data on other samples in Suppl. Info.).
as illustrated in Fig. S7. We also inverted the source drain electrodes and obtained similar behavior
within the permit of gate leakage. In the following context, we will focus on the sample in Fig. 2a.
When at negative Vds, the transfer curves of TC-FETs become unipolar up to the highest tested
gate range (Fig. S5), but still varies from conventional FET. After the turn-on point, Ids initially
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increases exponentially, then enters a broad saturation plateaux at higher electron doping. It is
noteworthy that a shoulder toward saturation is often seen also on the electron side of the transfer
curve at positive Vds, as indicated in Fig. 2b. We note that recent report shows that a monolayer
chemical vapor deposited h-BN spacing layer can diminish Schottky barrier at the metal contact,
giving rise to a tripled output current in the transistor [36]. However, we didn’t see such behavior
in our vertical tunnel devices, which may be a result of the less-defected h-BN crystals used in this
work.
To better understand the obtained result in Fig. 2a, we now focus on the line cuts of IV along
fixed Vg. It is found that, at the largest negative gate voltage of about -3 V (all Vg in the mea-
surements were pushed to the leakage limit), the output curves behave as typical pn diode with
rectification characteristics, and on/off ratio over 105 (Fig. 3a). When gate voltage is brought into
the range of -1 V to +2 V, it is seen that the diode behavior is inverted into np type by solely tuning
the gate (Fig. 3b). The “ON” side is now in the negative bias voltage direction, as marked by
boxes in Fig. 2a. Upon further doping to the electron side, i.e., at larger positive gate voltages,
the output curves gradually shift from the diode behavior into an asymmetric IV with the low bias
range following the conventional semiconducting trend, but rather linear at large positive bias.
Strikingly, the linear parts can be extrapolated into a single crossing point on the zero-current axis,
with a crossing voltage VC of about -1.25 V. This extrapolated crossing point of IV curves is not
readily understood and provides food for further experimental and theoretical studies.
We propose a simple band alignment model to explain the observed behavior of gate-induced
switching between pn to np diodes. In conventional metal-contacted MoS2 devices, due to the
work function mismatch, Schottky barrier forms at the interface of metal and 2D materials, as
a result of Fermi level pinning and band-bending near the interface (Fig. 1a and 1c). However,
tunnel h-BN in our case overcomes this problem, leading to a relatively free moving conduction
and valence bands (Fig. 1b and 1d). At each stage of electrostatic doping in Fig. 3a-c, Fermi
level sits at a fixed energy between the minimum of conduction band (CBM) and the maximum
of valence band (VBM), respectively. This free band alignment model offers a good description
of the pn to np diode inversion in a Vds range of ±2V, as illustrated in Fig. 3d-f. Moreover, when
Fermi level entering conduction band from the band gap, a slope of unity in Vds vs Vg can be
extracted in Fig. 2a in the negative Vds regime, indicating a strong energetic coupling of chemical
potential from the electrostatic gate to the electronic band in the few-layered MoS2 channel. Once
the Fermi level enters the valence band, the gate becomes capacitively coupled owing to the large
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FIG. 3. Room temperature gate-controlled reversible rectifying diode in a TC-FET (a)-(c) IV curves
showing perfect rectifying behavior with reversible polarity characteristics of MoS2 TC-FETs. a to c are
linecuts of Fig. 2a, with output curves along fixed gate voltages of -3 V, 0 V, and 4-7 V, respectively.
While (d)-(f) are the corresponding schematic band alignment pictures. (g-l) Simulations of rectifying
characteristics of tunnel contacted MoS2 FET. (g)-(i) Simulated IV characteristics of the MoS2 vertical
tunnel FET at hole-doping, neutral, and electron-doping, respectively. At these corresponding doping level,
their simulated PLDOS at Vds= +1.0 V are shown in (j)-(l).
density of states, giving rise to a significantly reduced slope of Vds vs Vg.
In the following, we compare the measured data with first principles simulations. For simplic-
ity, we consider the simplest scenario of monolayer MoS2 tunnel device with a channel length of
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FIG. 4. Temperature dependence of transfer curves in a MoS2 TC-FET. (a)-(b) Transfer curves at
different temperatures for the device shown in Fig. 2, at drain source voltagesVds=+2 and -2 V, respectively.
Inset in (a) is a log scale of the field effect curve. (c) Line traces of temperature dependence of Ids at fixed
gate voltage along the blue and red dashed lines in Fig. 5a and 5b, respectively. Gray solid line indicates
the gate leakage current during the same measurement. Solid fitting line in Fig. 5c is fitted using eq.(1) in
the main text.
about 6 nm (more detail in Suppl. Info.). Compared to Fig. 3a-c, first principles calculations based
on the simplified model give qualitative agreement with experimental observations. As shown in
Fig. 3g-i, the 2-layered h-BN tunnel-contacted MoS2 FET in our calculated model shows pn, np,
and asymmetrical full pass rectifying characteristics at hole-doping, neutral, and electron-doping,
respectively. Their corresponding projected local density states (PLDOS) atVds= +1.0 V are shown
in Fig. 3j-l. One can see in the LDOS that the effective transmission forbidden region ∆ in tunnel-
contacted device is about 2.5 eV, which is largely enhanced due to the existence of h-BN tunnel
barrier (∆ ∼ 1.8 eV in normal contacted device, shown in Fig. S9). The simulated results echo
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our hypothesis of free band alignment model in Fig. 3d-f. Fermi level pinning in metal contacted
devices are suppressed by ultra thin tunnel contact, resulting in the observed finite-bias ambipolar
field effect, as well as gate tunable rectifying characteristics with multiple operation states.
FIG. 5. Reversal rectification of an analogue harmonic signal in MoS2 TC-FET. (a) Schematics of the
gate-control rectifier device placed in a measurement and biasing circuit. The MoS2 TC-FET is symbolized
as a polarity-switchable diode. (b) Input (harmonic signal∼ 13 Hz) and output waves of the gate-controlled
diode. A pi phase shift, together with multiple states of output level (e.g. pn diode, “OFF”, np diode, and
full pass), in the rectified output wave can be seen via gating. Each measured curve was averaged over 150
recorded traces.
It is of fundamental interest to study the temperature dependence of tunnelling current in the
MoS2 TC-FETs. Figure 4a-b plots the transfer curves of the same device in Fig. 2a, withVds =±2
V at different temperatures from 300 K down to 5 K. It can be seen in Fig. 4a that bipolar transfer
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curves at Vds = +2 V show very weak temperature dependence. A plot of the transfer curve at
300 K is plotted in the inset of Fig. 4a, the sub-threshold swing is extracted on the hole side to
be about 230 mV/dec, lower than the 60 mV/decade theoretical limit [37]. On the contrary, at
Vds =−2 V, the transfer curves show rather strong temperature dependence (Fig. 4b), with the Ids
decreasing upon lowering the temperature. Single traces of Ids−T monitored at +2Vds/− 5Vg,
and −2Vds/+7Vg are plotted in Fig. 5c, colors are picked according to the dashed lines in Fig. 5a
and 5b, respectively. The negatively source-drain biased Ids−T curve at +7Vg (red curve) can be
fitted by a phonon-assisted tunnelling model [38]:
I ∝
eE
(8m∗εT )1/2
[Ω− γ]1/2[1+ γ2]1/4 exp
{
−4
3
(2m∗)1/2
eEh¯
ε3/2T [Ω− γ]2[Ω+
1
2
γ]
}
(1)
where γ =α
√
2m∗εT (h¯ω)
2
eE (2[exp(h¯ω/kBT )−1]−1+1), andΩ= (1+γ2)1/2, with α being a fitting
parameter, E the electrical field strength, εT the tunnel energetic depth, m∗ the effective electron
mass, h¯ω the energy of the phonon taking part in the tunneling process, e and kB the element
charge and Boltzmann’s constant, respectively. Using an effective mass of about 0.018 me [39],
the best fit in the black solid line Fig. 4c gives εT = 0.6 eV and h¯ω ∼ 11 meV.
Finally, as a proof of principle for realizing gate-tunable rectifier in the MoS2 TC-FET, we
used a simple diode circuit with load resistor of 1 MΩ and output to a 100 MΩ impedance voltage
amplifier (1× amplification was used in the measurement), as illustrated in the schematics in Fig.
3g. As seen in Fig. 3h, when a sinusoidal wave is input in the MoS2 tunnel FET, output wave starts
from a positively rectified half wave in the largest hole doping side, and can be first gate tuned into
an intermediate “OFF” state, followed by a negatively rectified half wave in the electron doping
side. Further electron doping recovers both positive and negative half output wave, with different
amplitude. This gate-tunable rectification inversion with a pi phase shift phenomenon, together
with multiple states of output level (e.g. pn diode, “OFF”, np diode, and full pass), has not been
reported before, and can be of great use in future gate-tunable logic circuits with atomically thin
conduction channels. It is noteworthy that in a device directly fabricated on SiO2, we obtained a
cut-off frequency in such MoS2 tunnel FET of about 20 kHz when the Si gate is heavily doped
(Fig. S8).
In conclusion, we have developed a reverted vdW stacking method for high yield fabrication of
resist-free pristine van der Waals heterostructure with ultra-thin top layer. This method itself opens
new routes to a number of applications such as scanning tunneling microscope on pristine 2D
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materials supported by another, as well as the high quality spacing layer for tunneling electrodes.
Using this technique, we have demonstrated a vertical tunnel-contacted MoS2 transistor, in which
suppression of band-bending and Fermi level pinning is realized. The so called Tunnel-Contacted
Field Effect Transistor hense gives rise to gate tunable rectification with fully reversible pn to np
diode, leading to multiple operation states of output level (e.g. positive-pass, “OFF”, negative-
pass, and full-pass). The observed ambipolar field effect at finite positive Vds shows on/off ratio
up to 105 in such MoS2 FETs, with an output current reaching the order of 100 nA on both
electron and hole sides. We proposed a free-moving band alignment model to explain the behavior
of the MoS2 tunnel FET, which is further qualitatively supported by a simplified first principles
simulation model. This work paves the way for future application in gate-tunable logic devices
with atomically thin semiconducting channels.
METHODS
In order to have resist-free pristine van der Waals heterostructures, one of the limitations is
its stacking sequence: a thick enough h-BN has to be picked up first by polymer (Propylene-
Carbonate, PPC, for example) to serve as a top layer. When the top layer is too thin (less than
3 layers), ruptures and wrinkles increase significantly, thus reduce the quality of the final device.
We solved this problem by developing a reverted vdW stacking method: Few-layered MoS2 is
sandwiched by a thick (∼10 nm) BN (crystals from HQ Graphene) and thin (1-3 layer) BN, re-
spectively, with the resulted top later picked up lastly (see SI). When the whole stack is collected,
the PPC stamp will be flipped upside down, peeled off with care from the PDMS substrate, and
slowly landed onto a hot plate of about 100 oC (see SI). At this stage, the stack will be “floating” on
the PPC film, which can be completely evaporated in a vacuum annealer at 350 oC for around 20
min. Followed by standard lithography and metallization. MoS2 flake is half covered by 1∼3 layer
h-BN, and Au electrode with thickness of 20 nm is deposited onto the stack, forming conventional
direct contacts and tunnel contacts, respectively. Electronic transport was measured on a Cascade
probe station at room temperature, and in a Quantum Design PPMS system with a home-made
sample probe interfaced with external measurement setup at low temperatures, respectively.
The device simulations in this work are carried out by using the first-principles software pack-
age Atomistix ToolKit, which is based on density-functional theory in combination with the non-
equilibrium Greens function [40]. The exchange-correlation potential is described by the local
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density approximation (LDA) and the wave function is expanded by the Hartwigsen-Goedecker-
Hutter (HGH) basis for all atoms. The real space grid techniques are used with the energy cutoff
of 150 Ry in numerical integrations. The geometries are optimized until all residual force on each
atom is smaller than 0.05 eVA˚−1. The current can be calculated by the Landauer formula[41]:
I(Vds) =
2e
h
∫
T (E,Vds)[ fS(E,Vds)− fD(E,Vds)]dE (2)
Here, Vds is the bias voltage between the drain and the source, T (E,Vds) is the transmission
coefficient, fS(E,Vds) and fD(E,Vds) are the Fermi-Dirac distribution functions of the source and
drain. The transmission coefficient T (E,Vds) as a function of the energy level E at a certain Vds
can be calculated by the formula:
T (E,Vds) = Tr[ΓS(E)GR(E)ΓD(E)GA(E)] (3)
where GR(E) and GA(E) are the advanced and retarded Greens functions of the scattering
region, respectively.
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“Gate-controlled reversible rectifying behaviour in tunnel contacted
atomically-thin MoS2 transistor”
By Xiaoxi Li, et al.
1. Material and Methods
It is known that in order to have resist-free pristine van der Waals heterostructures [Nature 499,
419 (2013); Science 353, 461 (2016); Nat. Nanotech. 5, 722 (2010).], one of the limitations
is its stacking sequence: a thick enough h-BN has to be picked up first by polymer (Propylene-
Carbonate, PPC, for example) to serve as a top layer. Further layers, including various layered
2D materials, will be dry-picked one after another by van der Waals force with usually all smaller
in size compared to the top one [Science 342, 614 (2013)]. Modified recipe (with Polycarbonate,
PC) is then reported to be more versatile in terms of arranging the stacking sequence, disregarding
the size of the to-be-stacked flakes [Appl. Phys. Lett. 105, 013101(2014)]. However, when the
top layer is too thin (less than 3 layers), ruptures and wrinkles increase significantly, thus reduce
the quality of the final device. In particular, PC leaves more contaminations than PPC, when it is
in need of flat, ultra-thin, and pristine stack, the conventional stacking technique fails, as indicated
in Fig.S1.
Fig.S. 1. Schematics of conventional VdW stacking process with thin layer as bottom (a) and top (b) layer,
respectively. When top layer is ultra thin, chances of having wrinkles and ruptures increase significantly
(c-d).
In this work, we developed a high sample yield reverted van der Waals (vdW) deposition tech-
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nique, thorough which vdW stacking with ultra-thin pristine top layer can be achieved readily. We
first pick up raw layered materials in a reverted order as to the aimed final stack. All layers are
collected by the first relatively thick (15-20 nm) h-BN (Fig.S2a) to avoid direct contact with PPC.
Fig.S. 2. (a-b) Cartoon illustrates in an art view of the workflow of reverted vdW staking method for
fabricating vertical hetero-structures with high quality wrinkle-free ultra-thin top layer. (c) The top layer
of the first thick h-BN picked up by PPC. Subsequent layers will be dry-picked one after another by van
der Waals force. (d) A graphite gate with thickness of about 4∼6 nm, to improve the gate efficiency and
uniformity. The graphite flake is highlighted with black dashed line. (e) A few-layered MoS2 which is
sandwiched by a thick (∼10nm) h-BN and thin (1-3 layer) h-BN, respectively. The three flakes (thick h-
BN, MoS2 and thin h-BN) are highlighted with yellow, blue and red dashed line. (f) PPC with the vdW
stack is flipped upside down, and peeled off with care from the PDMS substrate. (g) Landing the peeled PPC
(with vdW stack facing up) on a hot SiO2/Si substrate, at about 100 oC. (h) By removing surrounding Scotch
tape, the stack will be left on hot wafer and “float” on the PPC film. (i) The final stack when underneath
PPC was completely removed by vacuum annealing at 350 oC for 20 min.
Figure S2 illustrates a typical workflow of our process. Opposed to the often-applied stacking
method in a top-down sequence [Science 342, 614 (2013)], we first pick up raw layered materials
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in a reverted order (bottom-up sequence) as the aimed final stack. A graphite gate with thickness
of about 4∼6 nm is used, to improve the gate efficiency and uniformity, as shown in Fig.S2a-b.
Few-layered MoS2 is sandwiched by a thick (∼10 nm) BN and thin (1-3 layer) BN, respectively,
with the resulted top later picked up lastly (Fig. S2a-b). When the whole stack is collected (Fig.
S2c-e), the PPC stamp will be flipped upside down, peeled off with care from the PDMS substrate,
and slowly landed onto a hot plate of about 100 oC (Fig. S2f-h). At this stage, the stack will be
“floating” on the PPC film, which can be completely evaporated in a vacuum annealer at 350 oC
for around 20 min. Typical optical image of such final stack with ultra-thin top layer is shown in
Fig. S2i.
Fig.S. 3. (a) Optical micrograph of a typical vertical vdW heterostructure, with 2-layered h-BN on top.
Red-boxed area in (a) is scanned in (b) with Atomic force micrograph (AFM) amplitude error image of a
typical stack, with a 2-layered h-BN as top layer. (c) Morphology image of black-boxed area in b, with a
green dashed line height profile plotted in (d). (e) A statistics of roughness in top and bottom h-BN in the
area shown in (c), respectively. Roughness of top-BN is smaller than 0.2 nm.
Followed by standard lithography and metallization, the final device is indicated in the
schematic in Fig. 1e-f in the main text. MoS2 flake is half covered by 2-layered h-BN, and 20 nm
thick Au electrodes are deposited onto the stack, forming conventional direct contacts and tunnel
contacts, respectively. Atomic force micrograph scan confirms that devices made in this method
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are of high quality top tunnel layer with roughness smaller than 0.2 nm, and without obvious
wrinkles nor ruptures over 10 × 10 µm2 area (Fig. S3).
2. Conventional metal contacted MoS2 FETs.
Fig.S. 4. (a)-(b) Optical micrographs of two measured devices. Graphite, MoS2 and top BN are highlighted
with black, blue, and red dashed line, respectively. Scale bars are 10 µm. (c)-(d) Color map of output
curves (Ids vs Vds) at different gate voltages for the corresponding direct metal-contacted MoS22 FETs in
(a-b), respectively. (e)-(f) Line cuts in (c)-(d), with output curves along fixed gate voltages, and transfer
curves (Ids vs Vg) along fixed bias voltage, respectively.
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We characterized multiple samples of MoS2 FET with conventional Au (50 nm) electrodes. As
shown in Fig.S4, the typical transport behavior of n-type MoS2 FET can be seen. Color map of IV
curves as a function of gate voltages in Fig. S4c-d indicates “ON” states at positive and negative
source-drain bias voltages (Vds) at the electron side, with the hole side all turned off. Line cuts
of IV along fixed Vg are plotted in Fig. S4e, as most of the curves slightly deviated from linear
behavior, while conductance increases with increasing gate voltage. Fig. S4f plots the line cuts of
transfer curves at fixed bias voltageVds. One can see typical n-type unipolar field effect of directly
metal-contacted devices. Multi-samples confirm the same behavior, which agrees with the works
previously reported [Nat. Nanotech. 6, 147 (2011); Nat. Nanotech. 10, 534 (2015); Nat. Comm.
3, 1011 (2012)].
3. Tunnel contacted MoS2 FETs.
Fig.S. 5. Transfer curves cut from Fig. 2a in the main text along fixed bias voltages Vds. (b) is a zoomed-in
view in the green dashed box in (a).
Figure S5 illustrates the line cuts of transfer curves at fixed bias voltage Vds. Instead of the
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rather symmetricVds polarization with “ON” state only seen in the electron side for metal contacted
MoS2 FET (Fig. S4), the MoS2 TC-FET on the same piece of MoS2 flake, as well as in the same
gate range, show strongly asymmetricVds polarization in the whole gate range. Interestingly, when
the tunnel bias voltage is larger than a threshold value of about +1 V, the device start to exhibit
ambipolar transfer curves, with the hole side conductivity comparable, sometimes even larger than
that of the electron side.
4. Contact-area dependence of tunnel current and ambipolar FET.
Fig.S. 6. (a) Optical micrograph of the device. The top tunnel h-BN is highlighted with red dashed line.
Scale bar is 5 µm. (b) The Ids−Vg curves of left tunnel electrodes (blue solid line) and right tunnel electrodes
(red solid line) in (a) along +2V bias voltage Vds. The inset of (b) is the zoomed-in image of the red solid
line in (b).
We find that the value of tunneling current is dependent on the area of tunnel contacts, as shown
in Fig. S6. The areas of left and right tunnel contacts are about 4 µm2 and 1 µm2, respectively
(Fig. S6a). In the positive gate voltage, +6V, for example, the tunneling currents of 4 µm2 tunnel
contact is 4 nA (the blue curve in Fig. S6b), about 20 times larger compared to the 1 µm2 tunnel
contact which is 0.2 nA. On the other side of gate doping, -4V for example, the tunneling currents
of 4 µm2 tunnel contact is 40 times of the 1 µm2 tunnel contacts, which is 12 nA and 0.3 nA,
respectively.
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Fig.S. 7. Ambipolar field effect curves observed in different MoS2 TC-FET samples at Vds = +2 V. S1-S5
denotes the index of each sample.
5. Cut-off frequency of the MoS2 tunnel FETs.
Fig.S. 8. When the input wave frequency is at the order of 20 kHz, output curve start to be distorted. In the
mean time, de-phasing between input and put waves also start to show above 20 kHz. We then define 20
kHz as a cut-off frequency of our MoS2 tunnel devices.
6. First principles simulations of normal- and tunnel-contacted MoS2 FETs.
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Fig.S. 9. (a)-(b) First principles simulation models of Au-contacted and 2L h-BN spaced devices. Channel
length is set to be around 6 nm monolayer MoS2. Back gate is replaced by an uniform dielectric with dielec-
tric constant of 7.1, and thickness of 5 nm. (c) For normal contact device, one can see there is a transmission
forbidden region (1.8 eV) from -1.56 eV to 0.24 eV which attributes to the band gap of monolayer MoS2.
Because the conduction band minimum (CBM) of MoS2 is closer to Fermi level than that of valence band
maximum (VBM), typical transport behaviour of n-type FET can be seen in this normal device (shown in
(e)). (d) shows that when the monolayer MoS2 is covered by 2-layered h-BN, the transmission forbidden
region in Fig. 3b extends to 2.5 eV due to the associated effect of monolayer MoS2 and 2-layered h-BN.
The projected local density states (PLDOS) atVds=+1.0 V and at neutral doping in normal-contacted device
is shown in Fig. S9f. It is clear seen that, different from those shown in the main text, the normal-contacted
devices are subjected to the conventional picture of Fermi level pinning, and the DOS bending, where a
strong Schottky barrier plays a significant role in the electron transport. Even though the model of simula-
tion is simplified compared to real experimental conditions, the results listed here qualitatively support the
observed phenomena of rectifying behavior in tunnel-contacted MoS2 FETs.
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